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Abstract. All-oxide devices consisting of Niobium-doped Strontium Titanate (Nb:STO)/Strontium Titanate
(STO)/Lanthanum Strontium Cuprous Oxide (LSCO) heterostructures were fabricated and characterized elec-
trically for their interface properties through capacitance-voltage (C-V ) and current-voltage (I-V ) techniques, in
the context of electric field effect studies. The C-V studies establish the occurrence of charge modulation in the
LSCO channel. Absence of hysteresis in the C-V characteristic when the voltage is retraced suggests the absence
of mobile ions in the gate oxide and slow interface traps. This is further corroborated by the absence of drift in
the C-V characteristic and shift in the flat band voltage (VFB) when the device is subjected to temperature-bias
aging. The interface state density obtained from VFB is ∼1012/cm2. The uncompensated hole concentration in the
LSCO channel calculated from the measured room temperature C-V data is ∼1020/cm3 and is in good agreement
with the expected hole concentration in LSCO. Current-time and current-voltage plots are invariant with respect to
the polarity of the applied voltage up to ∼5 V. This, in a structure with asymmetric interfaces, indicates that the
electrical contacts to STO are non-blocking and the conduction through STO is bulk-limited in this voltage regime.
Thickness dependent current and capacitance studies also corroborate the bulk-limited nature of conduction through
the device in this voltage regime. However, I-V characteristic shows a rectifying nature beyond ∼8 V indicating
that the mechanism in this voltage regime could be interface limited.
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Introduction
Use of external fields (electric, magnetic or light as
well) is known to be a reversible method to tune the
electrical properties of solids, and has led to many de-
vice concepts. The field effect transistor (FET), in par-
ticular, is an example of the significant impact of the
field-tuning idea on the field of silicon microelectronics
[1]. However, the ever-growing demand on higher den-
sity of transistor packaging, and correspondingly the
shrinking dimensions of individual devices, have now
begun to stretch the performance domain of silicon-
based electronics because of the low carrier density in
these materials that intrinsically leads to poor carrier
statistics in very small systems. Thus, it has become es-
sential to explore the electric field induced phenomena
and field effect transistor (FET) action in other high
carrier density systems.
Amongst the different high carrier density material
systems which can potentially serve as candidates for
the channel layer, the metal-oxides family stands out
as the most promising one for various reasons and has
been the subject of several investigations [2–19]. First,
the properties of such oxides can be controlled from
super-conducting to highly insulating by appropriate
doping and strain control, thereby allowing the choice
of carrier density in the channel as well as that of an
epitaxially compatible gate layer: bandwidth control is
much easier in oxides than in other materials. Second,
metal-oxides display a much broader range of phys-
ical responses such as ferromagnetism, ferroelectric-
ity, metal-insulator transitions, sensitivity to optical,
mechanical and thermal perturbations, various order-
ing phenomena in cation and oxygen sublattices etc. as
compared to other possible channel candidates, thereby
allowing the possibility of realizing multifunctional
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device concepts. Third, metal-oxides are much more
stubborn against adverse mechanical conditions as
compared to the softer pure metals/alloys or organic
materials. Based on these considerations, consider-
able work has been initiated and done during the past
decade or so, on electric field effects in oxide chan-
nels. The main systems that have attracted particu-
lar attention in this regard are the oxide perovskites;
namely the high Tc superconductors and mixed-valent
manganites. Not only is the proof of the field effect
principle amply demonstrated in both these classes of
perovskites, but this research has also led to many
interesting ideas, such as the proposal of Mott Tran-
sition field effect transistor (MT-FET) by Newns et al.
[20] and that of enhanced electric field effect with
a complementarity of electric and magnetic field ef-
fects in manganites due to electronic phase separa-
tion in the channel by [19, 21]. Now the interest
has shifted to issues such as the nature and degree
of carrier injection, interface trap density, presence
of an unintentional barrier layer at the interface, if
any, created by interface chemistry, stability of the
gate dielectric and the field and temperature depen-
dence of its dielectric properties, the electrical uni-
formity of the channel layer etc. In this paper we
attempt to address some of these by analyzing the
Ag/Nb:SrTiO3/SrTiO3/LSCO/Pt heterostructure as a
prototypical vehicle for experimentation.
Experiment
All layers of the heterostructure of SrTiO3/La1.85
Sr0.15CuO4/Pt were grown by pulsed laser deposition
by using a KrF excimer laser (λ = 248 nm, tp = 20 ns)
under optimized conditions. A (001)-oriented single
crystal of conducting STO (doped with 1 at.% Nb) of
resistivity 80 mcm was used both as the substrate for
the growth of the heterostructure, and as gate electrode
for the capacitors. The metallic nature of Nb:STO was
verified using 4 point probe I-V measurements and the
resistivity was found to be 80 mcm at room temper-
ature. The surface preparation procedure of Kawasaki
et al. [22] was followed to achieve an atomically flat
substrate surface. On the top of 1 mm thick sub-
strate, STO layers of various thicknesses were grown
under an oxygen pressure of 100 m Torr at 750◦C.
Then at the same temperature, 80 nm LSCO layer was
grown under an oxygen pressure of 150 m Torr. The
sample was cooled down slowly in oxygen ambient
Fig. 1. X-ray-diffraction spectrum for a 100 nm LSCO/300 nm STO
bilayer on Nb:STO substrate illustrating the high quality epitaxial
nature of the heterostructure.
(∼500 Torr) before the other metal electrode Pt was
deposited at room temperature. The resistivity of LSCO
layer was measured to be 50 mcm. Ag was evapo-
rated at the back of Nb:STO substrate for good elec-
trical contact. Christen et al. [23] have reported the
ohmic nature of Ag/Nb:STO contact. We have ascer-
tained the ohmic nature of LSCO/Pt contact by two
point I-V characteristic. A Rigaku x-ray diffractome-
ter (XRD) with Cu Kα radiation was used for phase
and crystallinity analysis. Figure 1 shows the x-ray-
diffraction spectrum for a 100 nm LSCO/300 nm STO
bilayer on Nb:STO substrate and illustrates the high
quality epitaxial nature of the heterostructure. Ruther-
ford backscattering spectroscopy (RBS) was used to
measure the composition of the thin films. Capacitor
structures with an area of 200 µm × 200 µm were fab-
ricated using standard photolithography and chemical
etching. Nb:STO layers were etched for ∼10 seconds
using 0.5% Phosphoric acid. Since STO layers can be
etched only using HF, etching stops when STO layer is
reached. The final heterostructure used in the present
work is Ag/Nb:STO/STO/LSCO/Pt. The capacitance-
voltage measurements were done using a HP 4194A
impedance analyzer. The leakage current through the
heterostructure was measured using a Keithley 617
programmable electrometer. An American Probe and
Technologies HC5004 temperature controller enabled
measurements in the temperature range of 20◦C to
200◦C.
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Fig. 2. Small signal C-V plot of a typical Nb:STO/STO
(400 nm)/LSCO heterostructure. The inset clearly shows that the
functional dependence of capacitance is different for positive and
negative gate polarities.
Results and Discussion
Figure 2 shows the small signal capacitance-voltage
plot of the Ag/Nb:STO/STO (400 nm)/LSCO/Pt het-
erostructure at 20◦C and a frequency of 100 kHz. Note
the asymmetry in the C-V plot with respect to the polar-
ity of the applied voltage highlighted in the inset. The
C-V behavior in this heterostructure can be understood
by the following argument:
The Ag/Nb:STO and LSCO/Pt contacts being
ohmic, the experimental device can be looked upon as
a typical MIS capacitor. The LSCO channel used in the
experimental device is a p-type material. The applica-
tion of a negative voltage to the gate electrode induces
positive charges in the channel, which are provided by
the holes accumulating at the interface. Hence almost
the entire applied voltage drops across the STO layer.
Possible voltage division due to the presence of a re-
action layer (dead layer) at the Nb:STO/STO interface
and/or due to interface state charges at the STO/LSCO
interface can be reckoned from the magnitude and sign
of flat band voltage, VFB and from the thickness de-
pendence of I-V and C-V measurements as discussed
later.
The decrease in capacitance with increasing neg-
ative voltages is due to the decrease in the dielectric
constant of STO with increasing field. The dependence
of the dielectric constant and hence the capacitance of a
dielectric with the applied field can be derived from the
expression for the free energy. The expression for free
energy, G, of a stress free dielectric crystal in the cubic
or tetragonal phase can be written in the polynomial
approximation (in MKS units) as,
G(P) = AP2 + B P4 + C P6 + D P8 (1)
where P is the polarization along the applied field di-
rection, A, B, C and D are the coefficients. We get the
following expression for electric field by differentiating
Eq. (1) with respect to P:
∂G
∂ P
= E = 2AP + 4B P3 + 6C P5 + 8D P7 (2)
The field dependent part of the expression for the di-
electric constant, can be obtained from Eq. (2), through
successive approximations as [24]:
εE(T ) − ε0(T ) = −K E2 − L E4 − M E6 (3)
where εE(T ) and ε0(T ) are dielectric constants of the
dielectric material measured with and without d.c.bias
and K , L and M are the coefficients. Iwabuchi and
Kobayashi [25] have determined the values of the co-
efficients A, B, C, D etc. for STO films from the ex-
perimental data, from which it can be inferred that the
coefficient K is positive for STO unlike in the case of
BaTiO3, for which K is shown to be negative [24]. The
above authors have found good correlation between the
experimental results and the theoretical data calculated
using the polynomial expression up to 0.5 MV/cm.
On the other hand, when a positive voltage is ap-
plied to the gate electrode, negative charges are induced
in the hole-conducting channel by forming a high re-
sistivity depletion region near the interface. The width
of the depletion region increases with increasing posi-
tive voltages. The overall capacitance would decrease
as the channel capacitance is in series with the gate
dielectric capacitance.
In the case of a linear dielectric, the capacitance of
a typical MIS device under depletion is given by [26]:
C
CI
= 1√
1 + 2K 2I ε0qNA KSx2I V
(4)
where C is the effective capacitance of the device, CI
is the gate dielectric capacitance, KI and KS are the
relative dielectric constants of the gate dielectric and
the channel material, respectively, xI is the thickness of
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the gate dielectric, NA is the uncompensated acceptor
concentration near the interface and V is the gate volt-
age. This equation predicts that the total capacitance of
the device will decrease as the square root of the gate
voltage when the surface is being depleted. Therefore,
a plot of {[ CIC ]2 − 1} vs V would be linear and passing
through the origin. The intercept on the voltage axis
would indicate the presence of capacitances due to the
interface state charge and the dead layer coming in se-
ries with the MIS capacitance. The direct experimental
verification would involve measuring the capacitance
with a small ac field superimposed on a larger biasing
field.
Even though the C-V plots shown in Fig. 2 appear to
be symmetric to some extent at lower voltages, the in-
set in Fig. 2 clearly shows that the voltage dependence
of the capacitance is different for the positive and neg-
ative polarities of the applied voltage. The functional
dependence of the capacitance with voltage for the two
polarities is illustrated in Fig. 3. Figure 3(a) shows the
measured dielectric constant of STO Vs V for nega-
tive (accumulating) voltages (up to 10 V or a field up
to 250 kV/cm) on the gate. The observed decrease of
dielectric constant with the increase of accumulating
voltages is exactly according to the behavior expected
of a non-linear dielectric, as reflected by a very good fit
of the data to Eq. (3), substantiating that the decrease
in the capacitance in this voltage regime is indeed due
to the field dependence of the STO dielectric constant.
On the other hand, the decrease in capacitance for pos-
itive (depleting) voltages on the gate is more complex
when a non-linear dielectric such as STO is used as
the gate dielectric. When a linear dielectric such as
SiO2 is used as the gate dielectric, the entire change
in the capacitance for depleting voltages can be at-
tributed to field modulation of conductivity near the
oxide-semiconductor interface. However, when a non-
linear dielectric is used, the change in the capacitance
for depleting voltages could be both due to the change
in the dielectric constant of the gate dielectric and due
to the change in the depletion width in the channel.
The individual contribution to the change in capaci-
tance depends on the proportion of incremental voltage
drop across the gate dielectric and the channel oxide.
The asymmetry in the C-V plot in Fig. 2, with a steeper
drop in the capacitance for depleting voltages when
compared to the corresponding accumulating voltages
unambiguously shows that there is charge modulation
in the channel oxide. However it is not easy to estimate
the individual contributions. We tried to explore the ex-
Fig. 3. (a) Dielectric constant vs V plot of a typical Nb:STO/STO
(400 nm)/LSCO heterostructure for negative (accumulating) gate
voltages. Very good correlation between the experimental result
and the theoretical fit using the polynomial equation shows that the
decrease in capacitance for accumulating voltages on the gate is
due to the non-linear field dependence of STO dielectric constant.
(b) [CSTO/C]2 − 1 vs V plot for a typical Nb:STO/STO (400
nm)/LSCO heterostructure for positive gate voltages. The linearity
of the plot shows that the channel capacitance is in series with the
dielectric capacitance. The inset shows that the channel capacitance
saturates for large depleting voltages.
tent to which the experimental data deviated from the
depletion model by plotting the measured [ CSTOC ]2 − 1
as a function of V. We obtained a fairly good fit of the
experimental data with [ CSTOC ]2 −1 vs V behavior in the
voltage range 3 V to 8 V shown in Fig. 3(b). The be-
havior in this voltage region is almost similar to what is
expected when a linear dielectric is used. Such a behav-
ior is possible only when the incremental voltage drops
mostly across the channel depletion layer and shared
very little with the gate dielectric. This is possible when
the depletion region resistance is considerably higher
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compared to that of the gate oxide. The deviation from
[ CSTOC ]2−1 vs V law for depletion voltages less than 3 V
could be due to the sharing of voltage between the gate
oxide and the still-forming depletion layer whose re-
sistance is lesser or comparable to that of the gate oxide
depending on the applied voltage. At voltages higher
than 8 V, the channel oxide capacitance appears to sat-
urate as seen in the inset of Fig. 3(b). Extrapolation of
the plot in the voltage range of 3 to 8 V gives a flat band
voltage of −1.2 V. The fact that the flat band voltage
seen in the C-V plot in Fig. 2 is exactly the same as that
obtained by extrapolating the plot in Fig. 3(b) supports
the view that the capacitance behavior in this voltage
range is in accordance with the depletion model. As a
further verification, we calculated the uncompensated
acceptor concentration in the LSCO channel from the
slope of the room temperature [ CSTOC ]2 − 1 vs V plot(Eq. (4)). The calculated concentration of ∼1020/cm3
is in good agreement with the expected hole concentra-
tion in LSCO at room temperature [27]. Further proof
that charge modulation is indeed occurring is the ex-
perimental observation that the modulation efficiency
increases with decrease in STO thickness shown in
Fig. 4, wherein we have normalized the capacitance
to its maximum value in each case to allow a useful
comparison. This dependence is understandable from
the fact that as the gate dielectric capacitance increases
with decreasing dielectric thickness, the relative volt-
age drop across the channel depletion layer increases
thereby increasing the modulation efficiency.
Fig. 4. Normalized C-V plots of Nb:STO/STO/LSCO heterostruc-
ture showing that the modulation efficiency (Cmax−Cmin)/Cmax) in-
creases with decreasing STO thickness.
Having established that there is charge modulation
in the LSCO channel layer, we now proceed to evaluate
the quality of the interface between STO and LSCO. A
bad interface in the context of field effect is the one with
active interface traps, such as localized electronic states
within the interface region that can be classified in to
slow and fast interface states depending on the speed
with which they interact with the channel oxide space
charge region [26, 28]. The charge associated with the
slow states is trapped within the gate oxide and can-
not move to the channel layer. The gate oxide charges
associated with the slow states can be classified as
(i) immobile charges and (ii) mobile charges. Immobile
ones are held in traps that are part of the intrinsic defect
structure of the oxide. The mobile charges are due to
ions that are capable of migrating through the oxide at
elevated temperatures and high electric fields. Fast in-
terface states are localized states located within 200 ˚A
from the gate oxide-channel interface near the band
edges so that they can exchange charge easily with the
channel oxide. Injection effects have been well demon-
strated in the literature [23, 29].
The following tests were conducted to see if there
are fixed charges in the gate oxide and charge trap-
ping at the interface. The small signal capacitance
of the device was measured at room temperature at
100 kHz with a test signal of 500 mV (peak to
peak) while the dc bias was swept from 0 to neg-
ative (accumulating) voltages. The capacitance goes
through a maximum and decreases. Simultaneously
holes are injected from the channel into the dielec-
tric. If there is trapping of injected carriers, the max-
imum of capacitance would occur at higher voltages
showing an increase in the flat band voltage when
the voltage is swept back to zero. Another indica-
tion of trapping is the reduction in capacitance max-
imum consequent to the reduction in dielectric con-
stant at higher voltages. It was seen that the C-V
plots followed the same path without any hysteresis
and without any noticeable change in the flat band
voltage when the voltage was swept back and forth
from accumulating to depleting voltages with increas-
ing voltage spans. This is illustrated in Fig. 5(a) and
(b). This observation clearly shows the absence of mo-
bile charges in the gate oxide and slow interface traps
at the STO/LSCO interface. This information was cor-
roborated by the absence of drift and shift in the C-V
characteristic measured before and after temperature-
bias aging by maintaining the device at 200◦C for
30 mins. at a field of 5 × 105 V/cm (Fig. 6). However
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Fig. 5. C-V plots for Nb:STO/STO/LSCO heterostructure with (a)
200 nm and (b) 400 nm thick STO layers, showing no noticeable
hysteresis and shift in the flat band voltage when the gate voltage
was swept from accumulation to depletion voltages with successively
increasing voltage levels.
these tests cannot detect the possible presence of fast
interface states.
The interface charges (Qss) along with gate
electrode-channel oxide work function difference
(φGE,CO) and oxide charge (QGO) shift the flat band
voltage from V = 0. The contribution of the above
charges to the flat band voltage is given by,
VFB = φGE,CO − (QSS/CSTO) − (QGO/CSTO) (5)
The work function difference between 1% Nb doped
STO and LSCO has been estimated from the following
information as shown in Fig. 7: Reihl and coworkers
[30] have experimentally shown that the Fermi level of
1% Nb doped STO is 0.1 eV below Ec. Henrich and
coworkers [31] have reported that the electron affinity
Fig. 6. C-V plots for Nb:STO/STO (200 nm)/LSCO heterostructure
before and after temperature-bias aging at 200◦C and a field of
5 × 105 V/cm for 30 mins. Note the absence of drift in C-V plot
and shift in VFB.
Fig. 7. Energy band diagram showing the work-function difference
between 1% Nb doped STO and LSCO.
of STO is 4.1 eV. These experimental data lead to the
work function of Nb:STO to be 4.2 eV. However, to the
best of our knowledge, we did not find any published
report on the work function of LSCO. We have used the
experimentally determined work function of LaSrCoO
(4.65 eV) [32], as we believe that the work functions
of LaSrCoO and LSCO would be similar. The con-
tribution to VFB from gate oxide charges was ignored
due to the absence of hysteresis in the C-V characteris-
tics and shift in VFB when the device was subjected to
voltage cycling and temperature-bias aging. The inter-
face state density calculated from the expression 5 is
∼1012/cm2. The shift of VFB towards negative voltages
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indicates that the interface state charges are positive.
Although not shown, C-V measurements as a function
of frequency did not show any significant frequency
dependence of VFB. VFB increased only by ∼0.05 V
when the signal frequency varied between 100 and
106 Hz. This indicates that there is no significant dis-
persion of interface state trap relaxation times in this
frequency range.
The effectiveness of a field effect device for tran-
sistor applications very much depends on the leak-
age property of the gate dielectric and the nature of
electrical contact between the gate dielectric and the
channel material. Figure 8(a) and (b) show the current-
time plots of a typical Nb:STO/STO(200 nm)/LSCO
structure for an applied voltage of 5 V at 50◦C and
Fig. 8. I-t plots of a typical Nb:STO/STO (200 nm)/LSCO device at
50◦C and 100◦C for a gate voltage of 5 V. The insignificant polarity
dependence of the plots shows that the interfaces are electrically
similar (note that the current is plotted on log scale).
Fig. 9. I-V plot of a typical Nb:STO/STO (200 nm)/LSCO device.
Note that there is no significant polarity dependence of current up to
∼5 V. The inset shows the polarity dependence of I-V beyond ∼8 V.
150◦C. The steady state current density at 50◦C for
5 V is as low as ∼0.5 nA/cm2 illustrating the good
insulating property of STO. In our experimental stud-
ies we observe a fairly good polarity independence
up to ∼5 V shown in the plots in Figs. 8 and 9. The
difference between the currents at 5 V for positive
and negative voltages at 50◦C and 150◦C (Figs. 8(a)
and (b) are ∼0.13 nA/cm2 and ∼0.19 nA/cm2. Fairly
good polarity independence up to ∼5 V can also be
observed in the I-V plot in Fig. 9 indicating that the
mechanism of conduction in this voltage regime is not
interface limited but bulk limited. However, there ap-
pears to be significant polarity dependence of current
for voltages larger than ∼8 V as shown in the inset
of Fig. 9 indicating that the mechanism of conduction
beyond ∼8 V could be interface limited.
Further proof that the mechanism of conduction is
bulk limited up to ∼5 V is the linear voltage-thickness
(V-d) dependence for a certain current through the
device shown in Fig. 10. This linear dependence in-
dicates that the applied field drops uniformly across
the bulk of STO layer and that the field decides the
current through the dielectric film. This is possible
only in the absence of or insignificant interfacial bar-
rier. Thickness dependent capacitance studies also pro-
vide supporting information on the nature of interfaces.
Figure 11 shows 1/CSTO vs d plots for various temper-
atures where CSTO is the capacitance density of the
gate dielectric at flat band voltage. The linearity of
the plots shows that the capacitance scales with the
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Fig. 10. V-d plot of a typical Nb:STO/STO (200 nm)/LSCO device
for a current density of 0.5 nA/cm2. The linearity of the plot in the
voltage regime ∼5 V indicates a uniform field in the bulk of STO.
Non-zero intercept on the voltage axis indicates the presence of a
voltage sharing dead layer.
Fig. 11. 1/CSTO vs d plots of a typical Nb:STO/STO (200 nm)/LSCO
device for various temperatures. Finite intercept on the capacitance
axis reiterates the presence of a voltage sharing dead layer. However,
convergence of the plots for various temperatures to the same point
on the capacitance axis shows that the dead layer capacitance is not
temperature sensitive and hence is passive.
dielectric thickness. The non-zero intercept similar to
what was observed in V-d plot (Fig. 10) indicates that
there is a series capacitor or a dead layer sharing the
applied voltage. It is of interest to investigate whether
this voltage-dividing layer is the space charge depletion
region resulting from an interfacial Schottky barrier or
whether it is a passive dead layer resulting from defect
concentration or reaction at the interface [33–36]. This
can be inferred from Fig. 11, which shows 1/C-d plots
for various temperatures converging to the same point
on 1/C axis. This indicates that the interfacial layer is
temperature independent and hence of a passive nature.
A possible explanation for the presence of dead layer
at the Nb:STO/STO interface is as follows: It is known
that during typical growth conditions such as used in
this work, Nb doped STO can be turned from the con-
ducting state into a highly insulating state by indiffu-
sion of oxygen. This is a slow process in donor doped
STO; still a so-called dead layer can be formed which
may have considerable effect on C-V and I-V measure-
ments. The dead layer effect seen in Figs. 10 and 11
could be due to the insulating layer at the Nb:STO/STO
interface.
Conclusions
The field effect and the interface quality of all oxide
Nb:STO/STO/LSCO heterostructures were evaluated
through C-V and I-V techniques. These devices show
a typical dielectric response for accumulating voltages
and field modulation of conductivity in the LSCO chan-
nel for the depleting voltages, as is deduced from the
voltage/field dependence of the device capacitance for
the depleting and accumulating voltages. The major-
ity carrier concentration of ∼1020/cm3 calculated from
C-V data by applying depletion theory, is consistent
with the expected value. Further, the modulation ef-
ficiency is seen to increase with decreasing gate di-
electric thickness. These facts unambiguously show
that field modulation is indeed occurring in the LSCO
channel. The interface quality was tested through
C-V measurements by sweeping the voltage from ac-
cumulting to depleting voltages through successively
increasing voltage spans. Absence of hysteresis and
shift in the flat band voltage during voltage cycling
confirm the absence of trapping due to injection and
hence shows that the gate dielectric is free of ox-
ide charge and slow interface state traps. Absence
of shift in VFB after temperature-bias aging reiterates
the above conclusion. The density of fast surface states
calculated from VFB is ∼1012/cm2. The absence of no-
ticeable frequency dependence of VFB in the frequency
range from 100 to 106 Hz indicates that there is no
significant dispersion of interface trap relaxation times
in this frequency range. The nature of the electrical
contact between the gate dielectric and the channel ox-
ide was tested through current-time and current-voltage
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measurements. A good polarity independence was
observed in the I-t and I-V plots up to ∼5 V. This and
the linearity of the V-d plot show that the electrical
contacts to STO are non-blocking and that the mecha-
nism of conduction through the dielectric is probably
bulk-limited in this voltage regime. The linearity of
1/CSTO vs d plot again confirms the bulk dependence.
However, the non-zero intercept observed in both the
V-d and 1/CSTO vs d plots show that there is a series
component to the dielectric capacitance. In other words
the finite intercept indicates a dead layer. The fact that
there is no change in the intercept of 1/CSTO vs d plots
for different temperatures shows that the component
sharing the applied voltage with the dielectric is not an
active but a passive one. The dead layer could possibly
have originated due to in-diffusion of oxygen in the in-
terface Nb:STO layer at the typical growth conditions
that prevailed during STO deposition. The strong po-
larity dependence above ∼8 V indicates that the leak-
age current mechanism in this voltage regime could be
interface limited.
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